A Holistic FPGA Architecture Exploration Framework for Deep Learning Acceleration

Sep 8, 2024·

Jiadong Zhu

,

Dongsheng Zuo

,

Yuzhe Ma

· 0 min read

FPGA architecture exploration framework

Type

Conference paper

Publication

In 2025 IEEE/ACM Asian and South Pacific Design Automation Conference (ASPDAC)

Last updated on Sep 8, 2024

FPGA Architecture Optimization Deep Learning

Jiadong Zhu

Authors

Ph.D. Student

← RL-MUL 2.0: Multiplier Design Optimization with Parallel Deep Reinforcement Learning and Space Reduction Dec 13, 2024

UFO-MAC: A Unified Framework for Optimization of High-Performance Multipliers and Multiply-Accumulators Jun 26, 2024 →